Scientific Calendar Event

Home > Timetable > Session details
PDF | iCal

Laboratory Session. RVI Projects. Digital Signal Processing with FPGA.


Location: Trieste - Italy
Date: 17 Nov 09:30 - 10:30

Timetable | Contribution List

Displaying 1 contribution out of 1
Building timetable...


Directors: N. Abdallah, A. Cicuttin, A. Marchioro. Local Organizer: M.L. Crespo