Scientific Calendar Event



Home > Timetable > Session details
PDF | iCal

Sinthesis I - Introduction to VHDL

Place

Location: Trieste - Italy
Date: 27 Oct 12:00 - 13:00

Timetable | Contribution List

Displaying 1 contribution out of 1
Presented by N. ABDALLAH on 27/10/2009 at 12:00
Building timetable...

Organizers

Directors: N. Abdallah, A. Cicuttin, A. Marchioro. Local Organizer: M.L. Crespo