Scientific Calendar Event



Home > Timetable > Session details
PDF | iCal

Selected Topics on Logic Synthesis and FPGA Debugging (cont.)

Place

Location: Trieste - Italy
Date: 5 Nov 11:00 - 12:00

Timetable | Contribution List

Displaying 1 contribution out of 1
Building timetable...

Organizers

Directors: N. Abdallah, A. Cicuttin, A. Marchioro. Local Organizer: M.L. Crespo