Sequential Logic Described in VHDL - A Design Example
Place
Location: Havana - Cuba
Date:
30 Nov 13:25 - 14:25
Timetable | Contribution List
Displaying 1
contribution
out of
1
Presented by RAUL ARTECHE DIAZ
on
30/11/2012
at
13:25
Organizers
Directors: L. Hernandez Tabares (Cuba) , N. Abdallah (USA), A. Cicuttin and M.L. Crespo (ICTP)